DESIGNING FOR LOW POWER
Power consumption is becoming an increasingly important variable when it comes to calculating OPEX and carbon footprint for telecom infrastructure projects. For example, on average, each fully loaded 3G cell site costs approximately $1600/yr US or $3200/yr in Europe. In addition to these costs, the level of consumption per cell site leads to an estimated 11 tons of carbon dioxide emissions per cell site per year.
For these operators, power equals cost. FPGAs are becoming one of the most important facets of basestation architectures, and so the spotlight has fallen on them to minimize power consumption.
Download this whitepaper to learn more.
Read More
By submitting this form you agree to Lattice Semiconductor Corporation contacting you with marketing-related emails or by telephone. You may unsubscribe at any time. Lattice Semiconductor Corporation web sites and communications are subject to their Privacy Notice.
By requesting this resource you agree to our terms of use. All data is protected by our Privacy Notice. If you have any further questions please email dataprotection@techpublishhub.com
Related Categories: Components, Power, Switches
More resources from Lattice Semiconductor Corporation
Solving Today’s Interface Challenges With Ultra-LowDensity FPGA Bridging Solutions
Designers are implementing a wide variety of interface bridging solutions that allow them to transfer data across protocols and, in the process, ex...
Reducing Cost and Power in Consumer Applications Using PLDs
The need to respond to changing market standards in a compressed time to market window has led to the widespread use of programmable logic devices ...
LOW COST BOARD LAYOUT TECHNIQUES FOR DESIGNING WITH PLDS IN BGA PACKAGES
Programmable logic devices (PLDs) offer inherent time-to-market and design flexibility advantages over application specific integrated circuits (AS...
